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ABSTRACT
The main task of this final year project is to design a household 240VAC to 110VAC
voltage converter. This converter should be able to supply up to 400 Watts ofpower,
enough to power up a normal household appliances such as vacuum cleaner. A
voltage regulator must be included in the design to ensure the protection of any
household appliances that uses this converter. This is important toensure user safety
when operating this converter and to protect the equipments that use this converter.
The idea of designing this particular converter is by combining an AC-to-DC
converter with a DC-to-AC inverter. Thus, the design must be reliable andefficient in
term ofpower conversion. The cost ofthe design should be minimized since this type
of converter is available in the market but the price is quite expensive. The main
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Power processing has always been an essential feature for most electrical appliances.
Differences involtage and current requirements for different applications have led to
design of dedicated power converters to meet those specific requirements. These
power conversion devices are widely available in the market. There are 4 types of
power conversion devices available in markets, which are AC-to-DC converter, DC-
to-ACconverter, AC-to-AC converterand DC to DC converter.
1.1 Problem Statement
Alternate current (AC) source is the most commonly used as an electrical source to
power up most electrical appliances. In Malaysia, normal power source supplied by
Tenaga Nasional Berhad (TNB) isa single-phase 240V 50Hz. Even though the main
supply is from an AC source, some ofelectrical appliances have its own operating
current and temperature. Therefore, the AC supply sometimes need to be manipulated
to certain level or even rectify to direct current (DC) source to power up household
appliances.
Normal household appliances have a different operating current and voltage. The
main reasonthis 240VAC to 110VAC converter design is to satisfy the requirements
ofthose appliances, which rated at llOVAC. This converter operates atlower level of
current and voltage compare to normal power point available that supply 240VAC
with 13 Amperes ofcurrent. Lower current produce in this particular converter is to
ensure the safety of home user when operating those household appliances.
Since this type of converter is already available in the market, the main task is
basically to reduce cost consumption in designingthis type of voltage converter.The
requirement in designing this converter is to be able to supply up to 400 Watts of
power with a regulator to protect the equipments from any damage. The main usage
of this converter is to power normal household appliances such as vacuum cleaner.
1.2 Project Objectives
The main objectives ofthisproject are:
• To design a reliable 240VAC to 11OVAC converter.
• To minimize cost in this converter.
• To ensure the converter able to supply up to 400W.
1.3 Scope ofWork
This design involves several topics in power electronics field that need to be
concerned. This design includes simulating and designing a converter, which uses a
transformer as a voltage step up or step down and a combination of more than one
type of voltage converter. The limitation in conducting this project is basically cost,




Block diagram below shows thecombination ofAC-to-DC converter with DC-to-AC











Figure 1: Bridge Rectifier
Rectifier circuit is normally used in power supply design. There were 3 types of
AC-to-DC converter, which are half wave, full wave and bridge rectifier circuit. In
this particular design, bridge rectifier circuit is most widely used in AC-to-DC
converter. Figure 1 above shows the bridge rectifier circuit. In this rectifier circuit, a
regulator circuit needs to beused to ensure voltage stability forsafety purpose.
2.2 DC to DC Converter (Regulator)
There are three types of DC-to-DC converter which are buck converter, boost












Figure 2: Buck Converter
Buck converter circuit is normally used to step down the dc voltage (Vin) hi the
circuit by controlling the duty cycle, D of the switching devices. Buck converter













Figure 3: Boost Converter
Boost convertercircuit is normally used to step up the dc voltage supply (Vin) in the
circuit by controlling the duty cycle, D of the switching devices. Boost converter







Figure 4: Buck Boost Converter
Buck Boost converter can perform either buck or boost operation with inverted
polarity at the output voltage. The performance of the circuit can be change by
controlling the switching devices dutycycle, D by using PWM controller.
2.3 DC-to-AC Converter (Inverter)
Inverter circuits have 3 types of configurations, which are biphase, half bridge and
full bridge. This kind of circuit use fixed source of DC to produce symmetrical AC
output voltages at fixed or variable frequency and magnitude. The frequency of the
ACoutput canbecontrolled bythe switching speed of the inverter circuit. [2]
2.4 Transformer








Figure 2 shows the basic schematic symbol for the transformer. Note that it has two
windings, the primary andthe secondary. The input voltage is applied to the primary
winding and the output voltage is taken from the secondary winding. The vertical
lines between the windings represent an iron core transformer. Since the flux is
constant for primary and secondary windings, the induced voltages will be
proportional to the numberof turns. Therefore,
V2_N2
VI ~ Nl [l]
Where;
VI = Primary voltage
V2 = Secondary voltage
Nl = Primary turns
N2 = Secondary turns









• Establish design specification
• Generate alternatives
Preliminary design
• Model or analyze design
• Simulation and testing
Detailed design
Refine and optimize our model
3.1 PCB Design
MicroSim PCBoards was used to design a PCB layout. Then, the layout was
transferred to Gerber file before submitted to the lab technician for PCB fabrication.
CHAPTER 4
CONCEPTUAL DESIGN
For AC-to-DC side, bridge rectifier (as shown in Figure 1) was selected as the
suitable converter to be used in this project. For protection purposes, a fuse is added
to separate a direct contact between the AC source and the transformer.
Boost regulator circuit (as shown in Figure 3) was selected to be the most suitable
regulator in this project since this circuit can sustain high current. Previously, buck
boost regulator was chosen but due to difficulty to find inductor for the circuit, boost
converterwas chosen in this project. The maximum and minimum current difference











Figure 6: HalfBridge Inverter
A half bridge inverter circuit was chosen in this design. It was because this type of
inverter is suitable for low power design, which is categorized below 800W. [3]
PWM using IC was chosen to be use in this project. One of the suitable IC's for this





Set RA equal to RB for a regular triangle wave (equal rising and falling edges). The
0.33
frequency of the triangle wave is / =
RAxC
The capacitor value should be chosen at the upper end of its possible range. The
waveform generator can be operated either from a single power supply (10V to 30V)
or a dual power supply (+/-5V to +/-15V). The triangle wave swings from 1/3 of the
supply voltage up to 2/3 of the supply voltage, so on a +12V single supply it would
swing from 4V to 8V. [6]









INV| 1 16 I
Nl[ 15 I
EAOUT[ 3 14 I
CLK/LEB [ 4 13 I
RT| 5 12 I
CT| 6 11 I
RAMP [ 10 I
SS[ 6 9 I
Figure 8: UC3825
The UC3825 provided closed loop operation through a proportional integral negative
feedback from the output bus voltage to provide outputvoltage regulation. Figure 9
10
outlines how the voltage divider feedback functions in the boost circuit except in a
simple form. Ri and R2 were chosen such that Vout would be 5.1V. The PWM will
control the MOSFET by referring to the feedback in voltage mode. The value of Rt
1




Figure 9: Voltage Divider
4.1 Calculation




Vo (no load) = Vsec X 1.414 CI (Vmin) = Vo X 1.414
Po = Vo XIL Fl (A) = (2 X I) / N(N = turns ratio)
Load (RL) = Vo / IL Vsec = Vo / 1.414
*1.1V voltage drop across bridge rectifier
VL = Vox 1.414-1. IV
= 60x1.414-1.IV
- 83.75 V [5]
11





















































4.13 Halfbridge inverter (DC-to-AC)
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Simulation was done in both Electronic Workbench (EWB) and CADENCE PSpice,
Each circuit was simulated separately before combining all the circuits involve in the
design. Simulation in EWB was using a buck boost converter while the simulation in
CADENCE PSpice was using boost converter. The actual project design was using a
boost converter circuit as simulation with CADENCE PSpice.
5.1.1 Electronic Workbench (EWB)
Based on data obtain in calculation, a simulation was done by using EWB to ensure
the waveform of the output. Transformer was not used in this simulation since the
suitable transformer was not found in the components directory.
Q2E£f:l5l





Figure 10: Buck Boost ConverterCircuit (EWB)
14






Figure 11: Buck Boost Converter Output (EWB)
Figure 10 shows the simulation done by using EWB. This simulation was done by
combining the rectifier circuit with the switching regulator circuit. From the
simulation, the output of the circuit was monitored using voltmeter and oscilloscope
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Figure 13: HalfBridge Inverter Output (EWB)
Figure 12 shows the simulation of a half bridge inverter circuit. The output of the
simulation was observed by using oscilloscope and multimeter as shown in Figure 13.
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5.1.2 CADENCE PSpice
Simulation was also done by using CADENCE PSpice to obtain accurate value of
output for each circuit and combination of all circuit. Figure 14-21 shows the






FIGURE 14: Full Bridge Rectifier Circuit
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FIGURE 20: Combination Circuit
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FIGURE 21: Combination Circuit Output
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5.2 PCB Layout
Figurebelow shows the layout of the Printed Circuit Board (PCB) as design by using
MicroSim PCBoards (as shown in Figure 22) and the actual PCB after fabrication (as
shown in Figure 23).
Figure 22: Software PCB Layout
Figure 23: Actual PCB Layout
21
Figure 24: Prototype Layout
5.3 Experimentation Setup




All those equipments as shown in Figure 25 were used to test the prototype. AC
power supply to represent AC output from main socket, function generator and dc
power supply to control the switching frequency and duty ratio for both power
MOSFETand BJT while oscilloscope was used to capturethe output duringthe test.
Figure 26: Main circuit duringtesting
Onefunction generator wasused to trigger SW1 andthe other onewasused to trigger
SW2 and SW3.As SW2 and SW3 turn on alternately, an inverterwas added to make
sure SW2 and SW3 did not turn ON and OFF at the same time.
23
Figure 27: Inverter circuit operation
A power BJT was used in the external circuit to invert the output from function
generator so that it can be used to trigger SW3. Output at resistor was captured and
compared with simulation output (as shown in Figure 28). Since the prototype does
not work perfectly, the circuit only produces output for a while before the inverter
circuit is damaged.
Figure 28: Output Comparison
24
5.4 Cost Analysis
Table 1: Cost Analysis




2 Power MOSFET IRFB23N15D 1 RM8.93
3 Power BJT TIP3055 2 RM2.50
4 Bridge Rectifier MB256 1 RM5.00
5 Capacitor
10 OOOuF, 80V 2 RM27.00
lOOOOuF, 100V 1 RM45.00
220uF, 160V 1 RM4.60
6 Power Diode D411 1 RM29.19
7 Choke Inductor lmH, 15A 1 RM55.11
8 PWM Controller UC3825 1 RM14.99
9 IC Waveform Generator ICL8038CCPD 2 RM27.86
10 Fuse 2A 1 RM0.35
Tota Price RM657.13
Comparing the price analysis with the product available in market, we can see the
difference. Normally product available in market cost more than RM1000 per unit.
Even though this cost analysis only include the main components without the
finishing works cost. The price is still considered cheaper sincethe voltage converter
circuit itself cost much lower than available product in market. This ensures that this





This project consists of three main circuits, which are rectifier circuit (AC-to-DC
conversion), regulator circuit (DC to DC conversion) and inverter circuit (DC-to-AC
conversion). Some of the components used in this power electronicscircuit emit heat
during operation. Heat sink is needed for such components to reduce losses and
ensure safety of circuit operation. From literature review, these are a few components




This components should not be place next to each other to prevent extreme heat
transferred especially transformer and capacitor. It may damage the equipment or
even worse can cause explodethe equipment. So the PCB needs to be checkedbefore
soldering the components and before turning ON the circuit. The selections of
components were made by going through datasheet and by using the results of
simulation. From simulation the circuit should be working well. Since most of the
components needed to complete this project need to be ordered from overseas such as
UK and Singapore and the price for each component were quite expensive, some of
the components were not bought to complete this project. It was because of the cost
for this project has already exceeded the amount provided by UTP.
26
6.2 Conclusion
As a conclusion, it is possible to design a voltage converter that has the ability to
supply up to 400W based on calculation and simulation. Main objectives have not
been achieved successfully. Although it is possible to achieve in simulation, the
prototype built for this project was still not fully functional. This problemoccurs due
to late components arrival and expensive cost for ahnost every component. The
prototype does not function as simulation because of some components that need to
be added in the actual circuit. The main challenge faced is the selection of suitable
components in terms of cost and performance. Cost of the product can also be
reduced by eliminating several components that is not critical in the circuit design.
This voltage converterhas proven to be safer as comparedto direct AC sourceas it is
isolated from the main source and the load. This will ensure that user will operate
electrical appliances safely as compared to direct AC source. Besides that, user can
directly used electrical appliances especially from United States by using the
240VAC to llOVAC converter without any modification to the equipment since
United States uses 110VAC as their main AC source.
27
REFERENCES
1. Issa Batarseh, 2004, Power Electronic Circuits, United States ofAmerica,
John Wiley & Son.
2. K. Kit Sum, 1984, Switch Mode Power Conversion, United States ofAmerica,
Marcel Dekker.
3. Muhammad RRashid, 2004, Power Electronics, 3rd Edition, United States Of
America, Prentice Hall.
4. The Basic Power Supply,
http://www.technoiogv.r)iagaraac.on,ca/courses/etecll20/Files/Unitl2basic
psu.pdf. Niagara College, Canada.
5. Electronics Tutorial, http://www.electronics-tutorials.com/basics/basic-
electronics.htm
6. PWM Signal Generators,
http://homepages.which.net/-paul.hills/Circuits/Circuits.html
7. Electronic circuit 'Beans' collection, http://www.mterq.or.ip/iapan/se-
inoue/e ckt.htm.
8. DatasheetArchive, http://www.datasheetarchive.com/
9. RS Electronic Malaysia Catalogue, http://www.rsmalaysia.com











































































































































List ofComponents [8, 9 & 10]








3 PWM 1 UC3825 x 1
4 IC Wavefonn Generator 1 ICL8038




6 Power diode 1 D411xl
7 Fuse 1 2.0A
APPENDIX C
COMPONENTS DATASHEET
Ui,506^ CANADIAN NATIONAL STANDARD APPROVE
GENERAL SPECIFICATION
Input linevoltage: see table.
Frequency: 50/SOHz. Operating Range47 to40GHz
Secondary voltage tolerance: Within 3% at norma! input andfull load
Rash Tested at 4KV RMS.
Ambient plus temperature rise should not exceed 1G5°C.
Leads 150 mm long ±5mm PVC insulated
Allow 4mmoverfixing kit
INPUT LINE VOLTAGE TABLE
Single primary 110V part number prefix "A"
Single primary 220V Part number prefix-"B"
Single primary 240V Partnumber prefix *C"
Dual primary 120+120V Part number prefix "D"
Dual primary 110+110V Part number prefix "E"
Single primary 230V Partnumber prefix "F"
Dual primary 115+15V Partnumber prefix "H"
Arange of single primaries 220V, 230V, 240V isavailable fulty IEC 742










Windings may beconnected in parallel orseries, if they are isolated from

















Temperature riseaboveambient at maximum recommended continuous
VA rating.
Load Temp. Iron Loss Copper Loss
VA Regulation% Rise°C W %l
30
-' 16 50 0.40 4.8
60 / 13 50 0.9 7.8
100 • 10 50 1.2 10
160 9 56 2.0 14.4
230 8 56 275 18.4
330 7 58 3.4 23
530 6 60 5.0 32
Should itbepreferable to operate the transformer at lower temperature
risewith improved regulation thefollowing table indicates temperature
rise which can be expected under continuous conditions at lower
VA ratings
Derated VA
From To Regulation %
Temperature
Rise °C
30 20 11 25
60 50 10 35
100 75 8 35
160 120 6 35
230 175 6 35
330 250 5 35





















































































































6+6 2.50 70 -31- 0.42
e+9 1.67 70 31
12+12 1.25 70 31
15+15 1.00 70 31
18+18 0.83 70 31
22+22 0.68 70 31
25+25 0.60 70 31
30+30 0.50 70 31
9*9 3.33
12+12 2.50 88 34
15+15 2.00 88 34
13+18 1.67 88 34
22+22 1.36 88 34
25+25 1.20 88 34
30+30 1.00 88 34
110 0.55 88 34
220 0.27 88 34
240 0.25 88 34
12+12 4.17 91 43
15+15 3.33 91 43
18+18 2.78 91 43
22+22 2.27 91 43
25+25 2.00 91 43
30+30 1.67 91 43
110 0.91 91 43
220 0.45 91 43
240 0.42 91 43
18+18 4.44 113 44
22+22 3.64 113 44
25+25 3.20 113 44
30+30 2.67 113 44
35+35 2.29 113 44
110 1.46 113 43
220 0.73 113 44
240 0.67 113 44
25+25 4.60 120 51
30+30 3.83 120 51
35+35 3.29 120 51
40+40 2.88 120 51
110 2.09 120 51
220 1.05 120 51
240 0.96 120 51
25+25 6.60 133 51
30+30 5.50 133 52
35+35 4.71 133 52
40+40 4.13 133 52
45+45 3.67 133 52
110 3.00 133 52
220 1.50 133 52
240 1.38 133 52
30+30 8.83 150 61
35+35 7.57 150 61
40+40 6.63 150 61
45+45 5.89 150 61
50+50 5.30 150 61
110 4.82 150 61
220 2.41 150 61
































































































• High frequency DC-DC converters
Benefits
• Low Gate-to-Drain Charge to Reduce
Switching Losses
• Fully Characterized Capacitance Including
Effective C0ss to Simplify Design, (See
App. NoteAN1001)
• Fully Characterized Avalanche Voltage
and Current
Absolute Maximum Ratings









lD @ Tc = 25°C Continuous Drain Current, Vgs @ 10V 23
AlD@Tc=100°C Continuous Drain Current, VGS @ 10V 17
'dm Pulsed Drain Current © 92
Po @TA = 25°C Power Dissipation © 3.8 W
PD@TC = 25X Power Dissipation 136
Linear Derating Factor 0.9 W/°C
Vgs Gate-to-Source Voltage ±30 V
dv/dt Peak Diode Recovery dv/dt ® 4.1 V/ns
Tj Operating Junction and -55 to + 175
°CTsTG Storage Temperature Range
Soldering Temperature, for 10 seconds 300 (1.6mm from case )
Mounting torqe, 6-32 orM3 screw© 10lbMn(1.1N-m)
Typical SMPS Topologies
• Telecom 48V input DC-DC Active Clamp Reset Forward Converter




Static @ Tj = 25°C (unless otherwise specified)
International
TGR Rectifier
Parameter Min. Typ. Max. Units Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage 150 V VGs = 0V, lD = 250uA
AV(BR)oss'^ Tj Breakdown Voltage Temp. Coefficient 0.18 V/' C Reference to 25°C, lD - 1mA
RDS(on) Static Drain-to-Source On-Resistance 0.090 Q VGs = 10V, 1D = 14A ©
VGS(lh} Gate Threshold Voltage 3.0 5.5 V VDS - VGs, Id = 250uA
tass Drain-to-Source Leakage Current
25 UA
VDS = 150V, VGS = 0V
250 VDS - 120V, VGs = 0V, Tj = 150°C
•gss
Gate-tc-Source Forward Leakage 100
nA
Vgs = 30V
Gate-to-Source Reverse Leakage -100 VGS = -30V
Dynamic @ Tj = 25°C (unless otherwise s secified)
Parameter Min. Typ. Max. Units Conditions
9fs Forward Transconductance 11 S VDs = 25V, b = 14A





Qgs Gate-to-Source Charge 9.6 14
Qgd Gate-to-Drain ("Miller") Charge — 19 29





Vgs " 10V ©
tr Rise Time 32
„
td(off) Turn-Off Delay Time 18
tf Fall Time — 8.4





Coss Output Capacitance 260
Cjss Reverse Transfer Capacitance 65
Coss Output Capacitance 1520 VGs = 0V, VDS = 1.0V, / = 1.0MHz
C-oss Output Capacitance „_ 120 ___ VGs = 0V, VDs = 120V, / = 1.0MHz
'-'OSS ®1t. Effective Output Capacitance 210 VGs = 0V,VDs = 0Vto120V®
Avalanche Characteristics
Parameter Typ. Max. Units
EAs Single Pulse Avalanche Energy® — 260 mJ
'ar Avalanche Current© — 14 A
Ear Repetitive Avalanche Energy© — 13.6 mJ
Thermal Resistance
Parameter Typ. Max. Units
Rejc Junction-to-Case — 1.1




Parameter Min. Typ. Max. Units Conditions
Is Continuous Source Current








Ism Pulsed Source Current
(Body Diode) ©
92
Vsd Diode Forward Voltage 1.3 V Tj = 25°C, ls = 14A,VGs = 3V ©
trr Reverse Recovery Time 150 220 ns Tj = 25°C, If = 14A
di/dt = 100A/us ©Qrr Reverse RecoveryCharge 0.8 1.2 uC




























Vrjs, Drain-to-Source Voltage (V)
100
























>ULSE Wl DT H
4 5 6 7 8 9 10 11 12
VGS, Gate-to-Source Voltage(V)
































Vpjs, Drain-to-Source Voltage (V)
100
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Tj, Junction Temperature (°C)





































































































































































































































































































































































































































































25 50 75 100 125 150 175
Tc, Case Temperature {°C)
Fig 9. Maximum Drain Current Vs.
Case Temperature
Fig 10a. Switching Time Test Circuit








td(on) *r td(off) 'f























eal(T J = PDMX Zth c + TC
0.00001 0.0001 0.001 0.01
ti, Rectangular Pulse Duration (sec)
0.1







Fig 12a. Undamped Inductive Test Circuit
V(BR)DSS
'AS
Fig 12b. Undamped Inductive Waveforms
Qg
10V
* *- Qgs — Qgd —• /
vG
Charge >•

































25 50 75 100 125 150 175
Starting Tj, Junction Temperature (°C)
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
Current Regulator












Peak Diode Recovery dv/dt Test Circuit
D.U.T
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
• Low Leakage Inductance
Current Transformer
w- AA/V
dv/dt controlled by RG
Driver same type as D.U.T.
;SD controlled by Duty Factor "D"
« D.U.T.-Device Under Test

































* VGS = 5V for LogicLevel Devices





























1 DIMENSIONING &TOLERANCING PER ANSIY14.5M, 1982. 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
2 CONTROLLING DIMENSION ; INCH 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.
TO-220AB Part Marking Information
EXAMPLE : THIS IS AN IRF1010
WITH ASSEMBLY



















1 DIMENSIONS AFTER SOLDER DIP.
2 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
3 CONTROLLING DIMENSION : INCH.
4 HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.
































































TO-262 Part Marking Information
10
EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997














1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. OIMENSMDNS ARE SHOWN IN MILLIMETERS [INCHES].

















D2Pak Tape & Reel information
IRFB/SRFS/IRFSL23N15D
Notes:
© Repetitive rating; pulse width limited by
max. junction temperature.
<2> Starting Tj = 25°C, L = 2.7mH
RG = 25a, lAS=14A.
G> lSD < 14A. di/dt < 240A/us, VDD < V(BR)DSS,
Tj< 175°C
© This is applied to D2Pak, when mounted on 1"square PCB ( FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.
TRR
FEED DIRECTION 1.a5 [.073





2. CONTROLLING DIMENSION: MILLIMETER.
m DIMENSION MEASURED @ HUB.
85 INCLUDES FLANGE DISTORTION @ OUTER EDGE.
27.40(1.079} __
23.30|.3*1) "**






Pulse width < 300us; duty cycle < 2%.
Coss eff. is a fixed capacitance that gives the same charging time
as Cqsswhile Vds is rising from 0 to 80% VDss
1This is only applied to TO-220AB package
nternational
I&R Rectifier
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310)252-7105
IR EUROPEAN REGIONAL CENTER: 439/445 Godstone Rd, Whyteteafe, Surrey CR3 OBL, UK Tel: ++ 44 (0)20 8645 8000
IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200
IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 (0) 6172 96590
IR ITALY: Via Liguria 49,10071 Borgaro, Torino Tel: ++ 39 011 451 0111
IR JAPAN: K&H BIdg., 2F, 30-4 Nishi-lkebukuro 3-Chome, Toshima-Ku,Tokyo171 Tel: 81 (0)3 3983 0086
IRSOUTHEAST ASIA:1 Kim Seng Promenade, GreatWorld City WestTower, 13-11, Singapore 237994 Tel: ++65 (0)838 4630
1RTAIWANM6 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673 Tel: 886-(0)2 2377 9936
Data and specifications subject to change without notice. 6/00
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Compatible with Voltage or Current Mode
Topologies
Practical Operation Switching Frequencies
to 1 MHz
50ns Propagation Delay to Output
High Current Dual Totem Pole Outputs
(1.5A Peak)
Wide Bandwidth Error Amplifier
Fully Latched Logic with Double Pulse
Suppression
Pulse-by-Pulse Current Limiting
Soft Start / Max. Duty Cycle Control
Under-Voltage Lockout with Hysteresis
Low Start Up Current (1.1mA)
Trimmed Bandgap Reference {5.1V ±1%)
LOCK DIAGRAM
DESCRIPTION
The UC1825 family of PWM control ICs is optimized for high fre
quency switched mode power supply applications. Particular care
was given to minimizing propagation delays through the comparators
and logic circuitry while maximizing bandwidth and slew rate of the
error amplifier. This controller is designed for use in either current-
mode or voltage mode systems with the capability for input voltage
feed-forward.
Protection circuitry includes a current limit comparator with a 1V
threshold, a TTL compatible shutdown port, and a soft start pin which
will double as a maximum duty cycle clamp. The logic is fully latched
to provide jitter free operation and prohibit multiple pulses at an out
put. An under-voltage lockout section with 800mV of hysteresis as
sures low start up current. During under-voltage lockout, the outputs
are high impedance.
These devices feature totem pole outputs designed to source and
sink high peak currents from capacitive loads, such as the gate of a













































3SOLUTE MAXIMUM RATINGS (Notel)
ipplyVoltage (Pins 13, 15) 30V




ins 1,2, 7) -0.3V to 7V
in 8, 9) -0.3V to 6V
ock Output Current {Pin4) -5mA
ror Amplifier OutputCurrent (Pin 3) 5mA
>ft Start Sink Current (Pin 8) 20mA
>cillator Charging Current (Pin 5) -5mA
)werDissipation 1W
orage Temperature Range -65°C to +150°C
sad Temperature (Soldering, 10 seconds) 300°C
3te 1: Alt voltages are with respect to GND(Pin 10); all cur-
nts are positive into, negative out of part; pinnumbersrefer to
L-16 package.
•)te 3: Consult Unitrode IntegratedCircuit Databook forther-





























Ramp |_7_ 10] God
Soft Start jT" TjlUM/SD
PLCC-20 & LCC-20
(Top View)
Q & L Packages






























LECTRICAL CHARACTERISTICS: Unless otherwise stated.these specifications apply for, Rt = 3.65k, Ct = 1nF, Vcc
= 15V, -55°C<Ta<125°C for the UC1825, ^0°C<Ta<85°C for the UC2825, and





MIN TYP MAX MIN TYP MAX UNITS
[eference Section
Output Voltaqe Tj = 25°C, Io=1mA 5.05 5.10 5.15 5.00 5.10 5.20 V
Line Regulation 10V<Vcc<30V 2 20 2 20 mV
Load Regulation 1mA<lo< 10mA 5 20 5 20 mV
Temperature Stability* Tmin < Ta < Tmax 0.2 0.4 0.2 0.4 mV/°C
Total Output Variation* Line, Load, Temperature 5.00 5.20 4.95 5.25 V
Output Noise Voltage* 10Hz<f< 10kHz 50 50 LlV
Lonq Term Stability* Tj = 125°C, 1000hrs. 5 25 5 25 mV
Short Circuit Current Vref = 0V -15 -50 -100 -15 -50 -100 mA
Oscillator Section
Initial Accuracy* Tj = 25°C 360 400 440 360 400 440 kHz
Voltaqe Stability* 10V<Vcc<30V 0.2 2 0.2 2 %
Temperature Stability* Tmin < Ta < Tmax 5 5 %






Unless otherwise stated.these specifications apply for, Rt = 3.65k, Ct
= 1nF, Vcc = 15V, -55°C<Ta<125°C for the UC1825, -40°C<Ta<85°C for the





MIN TYP MAX MIN TYP MAX UNITS
scillator Section (cont.)
Clock Out Hiqh 3.9 4.5 3.9 4.5 V
Clock Out Low 2.3 2.9 2.3 2.9 V
Ramp Peak* 2.6 2.8 3.0 2.6 2.8 3.0 V
Ramp Valley* 0.7 1.0 1.25 0.7 1.0 1.25 V
Ramp Valley to Peak* 1.6 1.8 2.0 1.6 1.8 2.0 V
rror Amplifier Section
Input Offset Voltaqe 10 15 mV
Input Bias Current 0.6 3 0.6 3 uA
Input Offset Current 0.1 1 0.1 1 MA
Open Loop Gain 1V<Vo<4V 60 95 60 95 dB
CMRR 1.5V <Vcm< 5.5V 75 95 75 95 dB
PSRR 10V<Vcc<30V 85 110 85 110 dB
Output Sink Current Vpin 3 = 1V 1 2.5 1 2.5 mA
Output Source Current Vpin 3 = 4V -0.5 -1,3 -0.5 -1.3 mA
Output Hiqh Voltage IPIN3 = -0.5mA 4.0 4.7 5.0 4.0 4.7 5.0 V
Output Low Voltage Ipin3 = 1mA 0 0.5 1.0 0 0.5 1.0 V
Unity Gain Bandwidth* 3 5.5 3 5,5 MHz
Slew Rate* 6 12 6 12 V/us
WM Comparator Section
Pin 7 Bias Current Vpin i = OV -1 -5 -1 -5 J*
Duty Cycle Ranqe 0 80 0 85 %
Pin 3 Zero DC Threshold Vpin i = OV 1.1 1.25 1.1 1.25 V
Delav to Output* 50 80 50 80 ns
nft-Start Ration
Charge Current Vpin 8 = 0.5V 3 9 20 3 9 20 ka
Discharge Current VPIN8 = 1V 1 1 mA
urrent Limit / Shutdown Section
Pin 9 Bias Current 0 < Vpin 9 < 4V 15 10 MA
Current Limit Threshold 0.9 1.0 1.1 0.9 1.0 1.1 V
Shutdown Threshold 1.25 1.40 1.55 1.25 1.40 1.55 V
Delay to Output 50 80 50 80 ns
utput Section
Output Low Level tour = 20mA 0.25 0.40 0.25 0.40 V
Iout = 200mA 1.2 2.2 1.2 2.2 V
Output High Level lour = -20mA 13.0 13.5 13.0 13.5 V
Iout = -200mA 12.0 13.0 12.0 13.0 V
Collector Leakage Vc = 30V 100 500 10 500 uA
Rise/Fall Time* CL = 1nF 30 60 30 60 ns
nder-Voltage Lockout Section
Start Threshold 8.8 9.2 9.6 8.8 9.2 9.6 V
UVLO Hysteresis 0.4 0.8 1.2 0.4 0.8 1.2 V
upply Current Section
Start Up Current Vcc = 8V 1.1 2.5 1.1 2.5 mA
ICC Vpin 1, Vpin 7, Vpin 9 = 0V; Vpin2 = 1V 22 33 22 33 mA
This parameter not 100% testedinproduction butguaranteed bydesign.
inted Circuit Board Layout Considerations
jh speed circuits demand careful attention to layout
d component placement. To assure proper performance
the UC1825 follow these rules: 1) Use a ground plane.
Damp or clamp parasitic inductive kick energy from the
te of driven MOSFETs. Do not allow the output pins to





Schottky diode at the output pin will serve this purpose. 3)
Bypass Vcc, Vc, and Vref. Use 0.1u.F monolithicceramic
capacitors with low equivalent series inductance. Allow
less than 1 cm of total lead length for each capacitor be
tween the bypassed pin and the ground plane. 4) Treat








































Unity Gain Slew Rate
(V) 3























—n_ 4 I f BlankingTD-HH-lf ^ *
'^400(iA
^>l
Timing Resistance vs Frequency






10O 1k 10k 10Ok 1M
FREQ (Hz)
fnchronized Operation

























0,10 \^ - - :— -
11047 I I
i \










43 0.1 uFfe /—VA-
470







>rward Technique for Off-Line Voltage Mode Application
instant Volt-Second Clamp Circuit
The circuit shown here will achieve a constant volt-sec
ond product clamp over varying input voltages. The
ramp generator components, Rt and Cr are chosen so
that the ramp at Pin 9 crosses the 1V threshold at the
same time the desired maximum volt-second product
is reached. The delay through the functional nor block
must be such that the ramp capacitor can be com





























This test fixture is useful for exercising many of the As with any wideband circuit, careful grounding and by-
JC1825's functions and measuring their specifications. pass procedures should be followed. The use of a
ground plane is highly recommended. ^_^_____
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e 1CL8038 waveformgenerator is a monolithic integrated
cuit capable of producing high accuracy sine, square,
angular, sawtooth and puisewaveforms with a minimum of
ternal components. The frequency (or repetition rate) can
selected externallyfrom 0.001Hz to more than 300kHz
ing either resistors or capacitors, and frequency
3dulation and sweeping can be accomplished with an
ternat voltage. The ICL8038 is fabricated with advanced
anolithic technology, using Schottky barrier diodes and thin
n resistors, and the output is stabie over a wide range of
nperature and supplyvariations. These devices maybe
erfaced with phase locked loop circuitry to reduce













































• Low Frequency Drift with Temperature 250ppm/°C
• Low Distortion 1% (Sine Wave Output)
• High Linearity 0.1% (Triangle Wave Output)
• Wide Frequency Range 0.001Hzto 300kHz
• Variable Duty Cycle 2%to 98%
• High Level Outputs TTLto28V
• Simultaneous Sine, Square, and Triangle Wave
Outputs
• Easy to Use - Just a Handful of External Components
Required
TEMP. RANGE (°C) PACKAGE PKG. NO.
0to70 14 Ld PDIP E14.3
0to70 14 Ld CERDIP F14.3
0to70 14 Ld CERDIP F14.3















CAUTION: These devices are sensitive toelectrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or321-724-7143 | Copyright ©Intersil Corporation 1999
)Solute Maximum Ratings
pp!y Voltage (V- to V+) 36V
iut Voltage (Any Pin) V- to V+
tutCurrent (Pins 4 and 5) 25mA
tputSinkCurrent (Pins 3 and 9) 25mA
Derating Conditions
•nperature Range
CL8038AC, ICL8038BC, ICL8038CC 0°Cto70°C
Thermal Information
Thermal Resistance (Typical, Note 1) eJA (°CArV) eJC (°CAV)
CERDIPPackage 75 20
PDIP Package 115 N/A
Maximum Junction Temperature (Ceramic Package) 175°C
Maximum Junction Temperature (Plastic Package) 150°C
Maximum Storage Temperature Range -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) 300°C
Die Characteristics
Back Side Potential V-
UTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This isastress only rating and operation ofthe
/ice at these or any other conditions above those indicated in the operational sections ofthis specification isnot implied.
)TE:
. 9jA ismeasured with the component mounted on an evaluation PC board in free air.
ectrical Specifications VSUppLY =±10V or +20V, TA =25°C, RL - 10kQ, Test Circuit Unless Otherwise Specified
PARAMETER













REQUENCY CHARACTERISTICS (All Waveforms)
lax. Frequency of Oscillation





























































MIN TYP MAX MIN TYP MAX UNITS
+ 10 +30 + 10 +30
±5 ±15 ±5 ±15





















UNITSPARAMETER MIN TYP MAX MIN TYP MAX MIN TYP MAX
iine Wave
Amplitude VSINE Rsine = tookn 0.2 0.22 . 0.2 0.22 . 0.2 0.22 . ^SUPPLY


















!. R^ and Rr currents not included.
• Vsupply = 20V; R^and Rr = 10kfi, f = 10kHz nominal; can be extended 1000 to 1. See Figures 5Aand 5B.
. 82kii connected between pins 11 and 12, Triangle Duty Cycle set at 50%. (Use R/\ and Rr.)
. Figure 1, pins 7 and 8 connected, VgyppLy = ±10V. See Typical Curves for T.C. vs VguppLy.
. Not tested, typical value for design purposes only.
jst Conditions
PARAMETER RA Rb Rl C SWt MEASURE
upply Current 10k£3 10ka 10kD 3.3nF Closed Current Into Pin 6
weep FM Range (Note 7) 10k£i 10kQ 10k£i 3.3nF Open Frequency at Pin 9
requency Driftwith Temperature 10kfi 10k£i 10kQ 3.3nF Closed Frequency at Pin 3
requency Driftwith Supply Voltage (Note 8) 10kQ lOkn 10kQ 3.3nF Closed Frequency at Pin 9
lutput Amplitude (Note 10}
Sine 10kQ iokn 10kil 3.3nF Closed Pk-Pk Output at Pin 2
Triangle lOkfl lOkn 10k£i 3.3nF Closed Pk-Pk Output at Pin 3
eakage Current (Off) (Note 9) lOkn lOkn 3.3nF Closed Current into Pin 9
aturation Voltage (On) (Note 9) lOkQ lOkn 3.3nF Closed Output (Low) at Pin 9
ise and Fal! Times (Note 11) 10kQ lOkn 4.7k£i 3.3nF " Closed Waveform at Pin 9
uty Cycle Adjust (Note 11)
Max 50kil -1.6kQ 10kfi 3.3nF Closed Waveform at Pin 9
Min -25kfi 50kT2 10kfi 3.3nF Closed Waveform at Pin 9
riangle Waveform Linearity 10kQ 10kQ 10k£2 3.3nF Closed Waveform at Pin 3
otal Harmonic Distortion 10kfi 10k£i 10kfi 3.3nF Closed Waveform at Pin 2
DTES:
. The hi and lo frequencies can be obtained by connecting pin 8 to pin 7 (im) and then connecting pin 8
Voltage at pin 8 c/3 Vsupply +2V) < VgwEEP ^ vsupply where VgyppLYis ^e total supply voltage.
5.3V and 10V with respect to ground.
. 1ov sv+< 30V, or ±5Vs vSUPPLy <±15V.
!. Oscillation can be halted by forcing pin 10 to +5V or -5V.
•. Output Amplitude is tested under static conditions by forcing pin 10 to 5V then to -5V.
. Not tested; for design purposes only.
intetsil
to pin 6 (f(_o). Otherwise apply Sweep








ppHcation information (See Functional Diagram)
i external capacitor C is charged and discharged by two
irrent sources. Current source #2 is switched on and off by a
>flop, while current source #1 is on continuously. Assuming
at the flip-flop is in a state such that current source #2 is off,
id the capacitor is charged with a current I, the voltage
:ross the capacitor rises linearly with time. When this voltage
aches the level of comparator #1 (set at 2/3 of the supply
iltage), the flip-flop is triggered, changes states, and
leases current source #2. This current source normally





net-current Iand the voltage across itdrops linearly with time.
When it has reached the level of comparator #2 (set at 1/3 of
the supply voltage), the flip-flop is triggered into its original
state and the cycle starts again.
Four waveforms are readily obtainable from this basic
generator circuit. With the current sources set at I and 21
respectively, the charge and discharge times are equal. Thus
a triangle waveform is created across the capacitor and the
flip-flop produces a square wave. Bothwaveformsare fed to
buffer stages and are available at pins 3 and 9.
ICL8038
e levels of the current sources can, however, be selected
3ra wide range with two external resistors. Therefore, with
j two currents set at values different from I and 21, an
/mmetrical sawtooth appears at Terminal 3 and pulses
h a duty cycle from less than 1% to greater than 99% are
ailable at Terminal 9.
e sine wave is created by feeding the triangle wave into a
nlinear network (sine converter). This network provides a
creasing shunt impedance as the potential of the triangle
)ves toward the two extremes.
aveform Timing
e symmetry of ail waveforms can be adjusted with the
ternal timing resistors. Two possible ways to accomplish
s are shown in Figure 3. Best results are obtained by
eping the timing resistors R^ and Rr separate (A). R^
ntrols the rising portion of the triangle and sine wave and
i 1 state of the square wave.
e magnitude of the triangle waveform is set at V3
iupply; therefore the rising portion of the triangle is,
*1 =
CxV _ Cx1/3xVsuppLYxRA
I ~ 0.22 xV<SUPPLY
The falling portion of the triangle and sine wave and the 0
state of the square wave is:







Thus a 50% duty cycle Is achieved when R^ = Rb-
Ifthe duty cycle is to be varied over a small range about 50%
only, the connection shown in Figure 3B is slightly more
convenient. A 1kfi potentiometer may not allow the duty cycle
to be adjusted through 50% on all devices. Ifa 50% duty cycle
is required, a 2kfi or 5kQ potentiometer should be used.











FIGURE 2A. SQUARE WAVE DUTYCYCLE - 50% FIGURE 2B. SQUARE WAVE DUTYCYCLE - 80%
FIGURE 2. PHASE RELATIONSHIP OF WAVEFORMS
oV+
fUT
o V- OR GND
FIGURE 3A. FIGURE 3B.
FIGURE3. POSSIBLE CONNECTIONS FOR THE EXTERNAL TIMING RESISTORS
inteisil
JUl
o V- OR GND
ICL8038
ither time nor frequency are dependent on supply voltage,
;n though none of the voltages are regulated inside the
agrated circuit. This is due to the fact that both currents
d thresholds are direct, linear functions of the supply
tage and thus their effects cancel.
iducing Distortion
minimize sine wave distortion the 82kQ resistor between
is 11 and 12 is best made variable. With this arrangement
tortion of less than 1% is achievable. To reduce this even
ther, two potentiometers can be connected as shown in
lure 4; this configuration allows a typical reduction of sine




IGURE 4. CONNECTION TO ACHIEVE MINIMUM SINE WAVE
DISTORTION
tiecting R&, Rq and C
r any given output frequency, there is a wide range of RC
mbinations that will work, however certain constraints are
iced upon the magnitude of the charging current for
timum performance. At the lowend, currents of less than
A are undesirable because circuit leakages will contribute
mificant errors at high temperatures. At higher currents
»5mA), transistor betas and saturation voltages will
ntribute increasingly larger errors. Optimum performance
I, therefore, be obtained with charging currents of 10uA to
iA. Ifpins 7 and 8 are shorted together, the magnitude of
j charging current due to R^ can be calculated from:
R^Vf-V-) !
(R1 -+ R2) R,
= 0-22(V+-V-)
R*
R-j and R2 are shown in the Detailed Schematic.
A similar calculation holds for Rq.
The capacitor value should be chosen at the upper end of its
possible range.
Waveform Out Level Control and Power Supplies
The waveform generator can be operated either from a
single power supply (1OV to 30V) or a dual power supply
(±5Vto ±15V).Witha single power supply the average levels
of the triangle and sine wave are at exactly one-half of the
supply voltage, while the square wave alternates between
V+ and ground. A split power supply has the advantage that
all waveforms move symmetrically about ground.
The square wave output is not committed. A load resistor
can be connected to a different power supply, as long as the
applied voltage remains within the breakdown capability of
the waveform generator (30V). In this way, the square wave
output can be made TTL compatible (load resistor
connected to +5V) while the waveform generator itself is
powered from a much higher voltage.
Frequency Modulation and Sweeping
The frequency of the waveform generator is a direct function
of the DC voltage at Terminal8 (measured from V+). By
altering this voltage, frequency modulation is performed. For
small deviations (e.g. ±10%) the modulating signal can be
applied directly to pin 8, merely providing DC decoupling
with a capacitor as shown in Figure 5A. An external resistor
between pins 7 and 8 is not necessary, but it can be used to
increase input impedance from about 8kii (pins 7 and 8
connected together), to about (R + 8kQ).
For larger FM deviations or for frequency sweeping, the
modulating signal is applied between the positive supply
voltage and pin 8 (Figure 5B). In this way the entire bias for
the current sources is created by the modulating signal, and
a very large (e.g. 1000:1) sweep range is created (f= 0 at
VsWEEP = °)- (-'are must ^e taken- however, to regulate the
supply voltage; in this configuration the charge current is no
longer a function of the supply voltage (yet the trigger
thresholds still are) and thus the frequency becomes
dependent on the supply voltage. The potential on Pin 8 may
be swept down from V+ by (V3 Vsupply "2V).
All Intersil semiconductor products are manufactured, assembled andtested under ISO9000 quality systems certification.
>rsil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
notice. Accordingly, the reader iscautioned to verify that data sheets are current before placing orders. Information furnished by Intersil isbelieved to be accurate and
jofe. However, no responsibility isassumed by Intersil orits subsidiaries for its use; nor for any infringements ofpatents orother rights ofthird parties which may result
nits use. No license isgranted by implication or otherwise under any patent orpatent rights ofIntersil or its subsidiaries.




o V- OR GND





o V- OR GND
FIGURE 5B. CONNECTIONS FOR FREQUENCY SWEEP
FIGURE 5.
/pical Applications
ie sine wave output has a relativelyhigh output impedance
ki3 Typ). The circuitof Figure 6 provides buffering, gain
idamplitude adjustment. A simple op amp follower could
so be used.
oV+
FIGURE 6. SINE WAVE OUTPUT BUFFER AMPLIFIERS
inteisil
With a dual supply voltage the external capacitor on Pin 10 can
be shorted to ground to halt the ICL8038oscillation. Figure 7
shows a FET switch, diode ANDed with an input strobe signal











FIGURE 7. STROBE TONE BURST GENERATOR
To obtain a 1000:1 Sweep Range on the ICL8038 the
voltage across external resistors Ra,and Rg must decrease
to nearly zero. This requires that the highest voltage on
control Pin 8 exceed the voltage at the top of Ra, and Rb by a
few hundred mV. The Circuit of Figure 8 achieves this by
using a diode to lower the effective supply voltage on the
1CL8038. The large resistor on pin 5 helps reduce duty cycle
variations with sweep.
The linearityof input sweep voltage versus output frequency































































































FIGURE 10. LINEAR VOLTAGE CONTROLLED OSCILLATOR
se in Phase Locked Loops
; high frequency stability makes the ICL8038 an ideal
lilding block for a phase locked loop as shown in Figure 9.
this application the remaining functional blocks, the phase
stector and the amplifier, can be formed by a number of
atlable ICs (e.g., MC4344, NE562).
order to match these building blocks to each other, two
aps must be taken. First, two different supply voltages are
;ed and the square wave output is returned to the supply of
e phase detector. This assures that the VCO input voltage
It not exceed the capabilities of the phase detector, tf a
nailerVCO signal is required, a simple resistive voltage
/ider is connected between pin 9 of the waveform
snerator and the VCO input of the phase detector.
inteikil
Second, the DC output level of the amplifier must be made
compatible to the DC level required at the FM input of the
waveformgenerator (pin8, 0.8V+). The simplest solution here
is to provide a voltage divider to V+(Ri, R2 as shown) ifthe
amplifier has a lower output level, or to ground ifits level is
higher. The divider can be made part of the low-pass filter.
This application not only provides for a free-running
frequency with very low temperature drift, but is also has the
unique feature of producing a large reconstituted sinewave
signal with a frequency identical to that at the input.
For further information, see Intersil Application Note AN013,
"Everything YouAlways Wanted to Know About the ICL8038".
ICL8038
sfinition of Terms
ipply Voltage (Vsupply)- The total supply voltage from
to V-.
ipply Current. The supply current required from the
wer supply to operate the device, excluding load currents
d the currents through Ra, and Rb-
squency Range. The frequency range at the square wave
tput through which circuit operation is guaranteed.
/eep FM Range. The ratio of maximum frequency to
nimum frequency which can be obtained by applying a
eep voltage to pin 8. For correct operation, the sweep
tage should be within the range:
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SUPPLY VOLTAGE (V)
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FIGURE 11. SUPPLY CURRENT vs SUPPLY VOLTAGE
-50 -25 0 25
TEMPERATURE (°C)
FIGURE 13. FREQUENCY vs TEMPERATURE
intefkil
125
FM Linearity. The percentage deviation from the best fit
straight line on the control voltage versus output frequency
curve.
Output Amplitude. The peak-to-peak signal amplitude
appearing at the outputs.
Saturation Voltage. The output voltage at the collector of
Q23whenthis transistoris turned on. It is measured fora
sink current of 2mA.
Rise and Fall Times. The time required for the square wave
output to change from 10% to 90%, or 90% to 10%, of its
final value.
Triangle Waveform Linearity. The percentage deviation
from the best fit straight line on the rising and felling triangle
waveform.
Total Harmonic Distortion. The total harmonic distortion at
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GURE 19. SINE WAVE OUTPUT VOLTAGE vs FREQUENCY
^0 inteTsil
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FIGURE 20. SINE WAVE DISTORTION vs FREQUENCY
COMPLEMENTARY SILICON POWER TRANSISTORS
. STMicroelectronics PREFERRED
SALESTYPES
. COMPLEMENTARY PNP - NPN DEVICES
DESCRIPTION
The TIP3055 is a silicon Epitaxial-Base Planar
NPN transistor mountend in TO-218 plastic
package. It is intented for power switching
circuits, series and shunt regulators, output
stages and hi-fi amplifiers.







Symbol Parameter Value Unit
PNP TIP2955
NPN TIP3055
VCBO Collector-Base Voltage (Ie = 0) 100 V
VcEO Collector-Emitter Voltage (lB = 0) 60 V
ic Collector Current 15 A
Ib Base Current 7 A
Plot Total Dissipation at Tc < 25 °C 90 W
Tstg Storage Temperature -65 to 150 °C
Tj Max. Operating Junction Temperature 150 °C




Rthj-case Thermal Resistance Junction-case Max 1.4 °C/W
ELECTRICAL CHARACTERISTICS (Tease = 25 °C unless otherwisespecified)










Current (Ib = 0)
VCe = 30 V 0.7 mA
Iebo Emitter Cut-off Current
(lc = 0)




Ic - 30 mA 60 V
VcE(sat)* Collector-emitter
Saturation Voltage
lc = 4 A lB=0.4A





VBE* Base-emitter Voltage Ic = 4 A Vce = 4V 1.8 V
hFE* DC Current Gain lc = 4 A Vce = 4 V




hfa Small Signal Current
Gain
Ic = 1 A Vce= 10 V f = 1 KHz 15






lc = 6 A !bi = - Ib2= 0.6 A




* Pulsed: Pulse duration = 300 ^s, duty cycle 1.5 %
For PNP type, voltage and current value are negative.
2/4 51
TIP2955/TIP3055
TO-218 (SOT-93) MECHANICAL DATA
DIM.
mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.7 4.9 0.185 0.193
C 1.17 1.37 0.046 0.054
D 2.5 0.098
E 0.5 0.78 0.019 0.030
F 1.1 1.3 0.043 0.051
G 10.8 11.1 0.425 0.437
H 14.7 15.2 0.578 0.598
L2 - 16.2 - 0.637
L3 18 0.708





0 4 4.1 0.157 0.161
57 3/4
